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Abstract. This contribution presents a method to obtain current esti-
mations at the logic level. This method uses a simple current model and
a current curve generation algorithm that is implemented as an attached
module to a logic simulator under development called HALOTIS. The
implementation is aimed at eﬃciency and overall estimations, making
it suitable to switching noise evaluation and current peaks localisation.
Simulation results and comparison to HSPICE conﬁrm the usefulness
and eﬃciency of the approach.
1 Introduction
Switching noise is becoming a major problem in current mixed signal circuits.
The noise induced through substrate and power lines coupling by the digital part
reduces the performance of the analog part which is built in the same substrate,
as is the case of the resolution of A/D converters [1].
From the analog part, design and layout techniques have been employed to
reduce the impact of this kind of noise, like guard rings. From the digital part,
some work has been devoted to design low-switching-noise digital CMOS circuits
[2,3,4] and to develop techniques to evaluate how noisy digital circuits are [5,6].
At the circuit level, supply and substrate currents are taken as a measure of the
noise generation [5,6] while at the logic level, it is the switching activity density
which has been taken as an adequate noise generation proﬁle [5].
We believe that just the switching activity information is of limited use, since
it does not distinguishes between light or heavy loaded gates, making it diﬃcult
to spot the most important parts of the noise estimation, like the current peaks.
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We think however that it is possible to obtain good switching noise proﬁles at
the logic level, provided we use accurate simulation techniques and adequate
models.
In this paper we propose a fast algorithm to evaluate the supply current spent
by a digital circuit. At this time the motivation is its use as a method to esti-
mate the switching noise generated by the circuit, so we use a very simple current
model targeted at eﬃciency and peak current evaluation. Nevertheless, it is also
the basis for other applications like accurate instant and average power estima-
tions at the logic level. The algorithm is integrated as part of the HALOTIS logic
timing simulator [7], so it inherits beneﬁts of the event-driven technique (fast
simulation) and of the accurate delay models it implements. Regarding the de-
lay model, HALOTIS uses the Degradation Delay Model (DDM) which provides
with a very accurate and eﬃcient way to handle the generation and propagation
of glitches [8,9,10,11]. This property is of special interest in this work, since these
glitches contributes an important part of the switching activity and hence the
average current [12].
In the next section, the current model is presented. Sect. 3 describes the
implementation of the algorithm in HALOTIS logic simulator. Sect. 4 is devoted
to simulations results, and we will ﬁnish by summarising the main conclusions.
2 Transition Based Simple Current Model
In this section we present a simple model to evaluate the current spent in a signal
transition. The model is suitable to be implemented in the already mentioned
HALOTIS logic timing simulator, or in any other logic timing tool that uses
variable slope linear ramps to represent digital signal transitions.
Given a linear signal transition in node N , we evaluate the average current
I0 provided by the source as
I0 =
V2 − V1
t2 − t1 CL (1)
where V1 and V2 are the initial and ﬁnal transition voltages, t1 and t2 the initial
and ﬁnal transition times and CL is the total capacitance of the node.
The simplest model to evaluate the current produced by a transition is just
considering a constant current I0 that lasts during the transition evolution, as
shown in Fig. 1. It is important to note that V1 and V2 may be any voltage value
between the supply rails, since the simulation engine is able to handle non-fully
switched transitions.
It will be shown later in this paper that, despite its simplicity, the presented
model, when combined with the appropriate delay model, is useful to to obtain
good current proﬁles, specially when focusing on the determination of current
peaks and the overall current waveform.
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Fig. 1. Simple transition based current model
3 Model Implementation
The current model is implemented in HALOTIS as a separate module that pro-
cesses node signal transitions on the ﬂy as they are eliminated from the main
simulation queue. The process, depicted in Fig. 2, takes place as follows: when
processed transitions get out the simulation engine, they enter the current pulse
calculator, which discards falling transitions, since only current driven by the
power supply is of interest, while rising transitions are processed using the model
described in the previous section, and a current pulse is obtained. Current pulses
are then passed to the cumulative graphmodule which adds each new pulse to the
current curve, which is this way dynamically generated. Current curve points can
then be directed to the display or printer using conventional plotting software,
both on the ﬂy at simulations time or after the simulation process ends.
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Fig. 2. Current generation algorithm implementation.
4 Results
To validate the model and algorithm, we have simulated two circuits using
HSPICE [13] as a reference and HALOTIS. As we stated above, the use of glitch
aware delay models is of great importance when evaluating the current. In order
to show this point, HALOTIS simulations are made using the Delay Degrada-
tion Model (DDM), which accurately handles the propagation of glitches, and a
Conventional Delay Model (CDM) which treats the propagation and elimination
of glitches by using an inertial delay [14], like most standard logic simulators do.
The ﬁrst example consists of a chain of regular inverters that propagates a
fast train of pulses (Fig. 3). It is used as a simple test to check how the current
calculation algorithm and the DDM works. Fig. 4 shows the voltages at even
nodes of the chain using the three kinds of simulation. We can see that the use
of the DDM is able to take account of the signal degradation, leading to very
similar results when compared to HSPICE, but at the logic level. On the other
hand, the CDM is not able to render this eﬀect, producing an inaccurate result
both in the timing and switching activity aspects.
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Fig. 3. Inverter chain.
The current ﬁgures obtained in the same three simulation cases are depicted
in Fig. 5. Since only a few signal transitions are simulated during a short period
of time, signal quantisation is quite evident in logic simulation results, in part
due to the simplicity of the current model we are using. Nevertheless, DDM
results quite well reﬂects the current evolution by reproducing the main parts of
HSPICE’s current curve: initial current rising, high current region followed by a
middle current region, including a spurious current sink, and a ﬁnal low current
part. On the contrary, CDM results shows an average behaviour during the whole
simulation, apart from the initial current rising and ﬁnal current decreasing.
This behaviour is a direct consequence of the overestimated switching activity
obtained with conventional models, as was shown in Fig. 4.c.
A much more interesting result is obtained from the simulation of a rather
complex circuits, like a 4x4 bit multiplier. In this case, many signal transitions
take place at almost the same time showing up clearly its impact in the produc-
tion of current peaks.
Fig. 6 and Fig. 7 show the results of two sequences simulated with HSPICE,
HALOTIS-DDM and HALOTIS-CDM. From these curves we can see that the
current generation algorithm implemented in HALOTIS is able to render the
current proﬁle of the circuit, to a point that it is possible to distinguish where
current peaks are located, its approximate amplitude and how long the switching
activity of the circuit lasts after an input pattern is applied. In both cases, not
considering the degradation eﬀect (CDM results) yields to an overestimation of
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Fig. 4. Inverter chain voltage results: a) HSPICE, b) HALOTIS-DDM, c) HALOTIS-
CDM.
the average current as a direct consequence of the overestimation of the switching
activity already pointed out. This eﬀect is specially obvious in the last pattern
of the ﬁrst sequence (Fig. 6) and in the ﬁst and third patterns of the second
sequence (Fig. 7).
As we noted above, current curve evaluations using the proposed method
are done entirely at the logic level, thus important CPU time improvements
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Fig. 5. Inverter chain current results using HSPICE, HALOTIS-DDM and HALOTIS-
CDM.
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Fig. 6. Simulation results of sequence 0x0, 7x7, 5xA, Ex6 and FxF.
over HSPICE simulations are obtained. In Table 1 we show the CPU times
spent in each type of simulation, as well as the speed up of logic simulations
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Fig. 7. Simulation results of sequence 0x0, FxF, 0x0, FxF, 0x0
over HSPICE and the overhead of applying the current calculation algorithm
in the logic simulator, when compared to the logic simulation without current
calculation. The current calculation overhead in HSPICE is negligible. As it is
clear from the table, logic simulation speed up over HSPICE is in the order of
400 times, as expected. Although the DDM use slightly more complex formulas
than the CDM, simulation times for the DDM are usually smaller than for the
CDM, since the last one makes the simulator to process more transitions, derived
from an overestimated switching activity. Regarding the overhead introduced by
the current calculation algorithm, it is around 20% when the DDM is used and
around 30% when the CDM is used. Both of them are quite aﬀordable from the
logic simulation perspective, since it is a matter of seconds in most cases.
Table 1. Multiplier simulation CPU times in seconds (speed up over HSPICE in
parenthesis) and current calculation overhead in the logic simulation.
Pattern HSPICE DDM CDM DDM overhead CDM overhead
0x0, 7x7, . . . 280 0.58(483) 0.64(437) 23% 33%
0x0, FxF, . . . 281 0.70(401) 0.80(351) 21% 33%
5 Conclusions
It has been presented a simple and fast algorithm to estimate the supply current
at the logic level, with application to measure digital switching noise generation.
Simulation results show that the algorithm is able to accurately locate current
peaks and activity regions with improved speed over HSPICE within 2-3 orders
of magnitude. It has been shown that the use of the degradation delay model
plays an important role, since this model provides with the method to take into
account only “real” transitions, and ﬁlter non-existent glitches propagated by
conventional logic simulation tools. The current curve calculation module adds
little (around 25%) overhead to the logic simulation process.
We believe that the proposed method is the basis of valuable tool for the
digital designer willing to get fast current/noise estimations at the logic level in
the early stages of the design.
References
1. Brandt, B.P., Wooley, B.A.: A 50-MHz Multibit Sigma-Delta Modulator for 12-b
2-MHz A/D Conversion IEEE Journal of Solid-State Circuits 26(12) (December
1991) 1746–1756
2. Allstot, D.J., Chee, S., Kiaie, S., SHrivastawa: Folded Source-coupled Logic vs.
CMOS Static Logic for Low-Noise Mixed-Signal ICs’ IEEE Tr. on Circuits and
Systems-I 40(9) (September 1993) 553–563
3. Gonzalez, J.L., Rubio, A.: Low Delta-I noise CMOS Circuits Based on Diﬀerential
Logic and Current Limiters IEEE Transactions on Circuits and Systems I 46(7)
(July 1999) 872–876
4. Acosta, A.J., Parra, P., Valencia, P.: Reduction of Switching Noise in Digital CMOS
Circuits by pin swapping of Library Cells. Power and Timing Modeling, Optimiza-
tion PATMOS’2001 25(6) (December 1990) 1588–1590
5. Aragones, X., Gonzalez, J.L., Rubio, A.: Analysis and Solutions for Switching Noise
Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, (1999)
6. Heijningen, M., Badaroglu, M., Donnay, S., Engels, M., Bolsens, I.: High-Level
Simulation of Substrate Noise Generation Including Power Supply Noise Coupling.
37th Design Automation Conference (DAC), Los Angeles (USA), (June 2000)
7. Ruiz-de-Clavijo, P., Juan, J., Bellido, M. J., Acosta, A. J., Valencia, M.: HALO-
TIS: High Accuracy Logic Timing Simulator with Inertial and Degradation Delay
Model. Design, Automation and Test in Europe (DATE) Conference and Exhibi-
tion, Munich (Germany), (March 2001)
8. Bellido-Diaz, M. J., Juan-Chico, J., Acosta, A. J., Valencia, M., Huertas, J. L.:
Logical modelling of delay degradation eﬀect in static CMOS gates. IEE Proc.
Circuits Devices and Systems 147(2) (April 2000) 107–117
9. Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.:
Inertial and degradation delay model for CMOS logic gates. In Proc. IEEE In-
ternational Symposium on Circuits and Systems (ISCAS), Geneva, (May 2000)
I–459–462
10. Juan-Chico, J., Ruiz-de-Clavijo, P., Bellido, M. J., Acosta, A. J., Valencia, M.:
Degradation delay model extension to CMOS gates. In Proc. Power and Timing
Modelling, Optimization and Simulation (PATMOS) (September 2000) 149–158
11. Juan-Chico, J., Bellido, M. J., Ruiz-de-Clavijo, P., Baena, C., Valencia, M.: AU-
TODDM: AUTOmatic characterization tool for the Delay Degradation Model. In
Proc. 8th IEEE International Conference on Electronics, Circuits and Systems
(ICECS), Malta, (September 2001) 1631–1634
12. Baena, C., Juan-Chico,J., Bellido M.J., Ruiz-de-Clavijo P., Jimenez, C.J.,Valencia,
M.: Simulation-driven switching activity evaluation of CMOS digital circuits. In
Proc. XVI Conference on Design of Circuits and Integrated Systems (DCIS), Porto,
(November 2001) 608–612
13. HSPICE User’s Manual. Meta-Software (1999)
14. Unger, S.H.: The Essence of Logic Circuits. Prentice-Hall International, Inc. 1989.
